Education
2008-Present |
MS/PhD Student |
|
Electrical and Computer Engineering |
||
2008 |
B.S. |
|
Electrical and Computer Engineering |
Research Interests
Electrical and Computer Engineering
-
Asynchronous VLSI Design and Architecture
-
Low Power Design
-
Multi-Valued Logic
-
On-Chip Links
-
Memory Structures
-
Computer Arithmetic
-
Robotics
Education
-
Engineering Education
-
Undergraduate Engineering Curricula
-
Teaching Privacy in Engineering
Professional Experience
2008-Present |
Research Assistant |
|
2007 |
Honors, Awards, and Fellowships
2010 |
||
Honorable Mention |
||
2008-2009 |
Jacobs Fellowship |
|
Full Fellowship |
||
2004-2008 |
Olin Scholarship |
|
Full Scholarship |
Teaching Experience
2008 |
Teaching Assistant |
|
2005-2008 |
Teaching Assistant |
Professional Activities
Journal Reviewer
Peer-Reviewed Publications
Patents
Systems and Methods for Zero-Delay Wakeup for Power Gated Asynchronous Pipelines. Rajit Manohar, Carlos Otero, Jonathan Tse. Patent Pending, Filed Apr 1, 2011